

**WHAT IS CLAIMED IS:**

1           1. An integrated semiconductor memory with a memory cell, comprising:  
2           a storage capacitor; and  
3           a selection transistor, the selection transistor being formed at a web made of  
4           semiconductor material, having a first and a second source/drain region, and at least one gate  
5           layer, the web being arranged on an insulation layer, the first source/drain region being arranged  
6           on the insulation layer at one lateral end of the web, the second source/drain region being  
7           arranged on the insulation layer at another lateral end of the web, the web having two  
8           longitudinal sides and a top side, the two longitudinal sides of the web and the top side of the  
9           web being covered with a layer sequence, the layer sequence including a gate dielectric and a  
10          gate electrode.

1           2.       The semiconductor memory as claimed in claim 1, wherein the storage capacitor  
2           is a trench capacitor, the trench capacitor having an inner capacitor electrode and an outer  
3           capacitor electrode, the inner capacitor electrode being isolated from the outer capacitor  
4           electrode by a capacitor dielectric, the trench capacitor being disposed below the insulation layer,  
5           the capacitor dielectric extending as far as the bottom of the storage capacitor.

1           3.       The semiconductor memory as claimed in claim 2, wherein the inner capacitor  
2           electrode of the storage capacitor extends as far as a lower side of the insulation layer and is  
3           connected by a surface contact to the first source/drain region of the selection transistor.

1           4.       The semiconductor memory as claimed in claim 3, wherein top side of the surface  
2       contact for the inner capacitor electrode is arranged below a level of the top side of the web and  
3       is electrically insulated from a word line passing the storage capacitor by an insulating upper  
4       filling structure.

1           5.       The semiconductor memory as claimed in claim 1, wherein the inner capacitor  
2       electrode of the storage capacitor extends as far as a lower side of the insulation layer and is  
3       connected by a surface contact to the first source/drain region of the selection transistor.

1           6.       The semiconductor memory as claimed in claim 5, wherein a top side of the  
2       surface contact for the inner capacitor electrode is arranged below a level of the top side of the  
3       web and is electrically insulated from a word line passing the storage capacitor by an insulating  
4       upper filling structure.

1           7.       The semiconductor memory as claimed in claim 1, wherein a semiconductor  
2       substrate is doped below the buried insulation layer.

1           8.       The semiconductor memory as claimed in claim 2, wherein a semiconductor  
2       substrate is doped below the buried insulation layer.

1           9.       The semiconductor memory as claimed in claim 1, wherein the second  
2       source/drain region has, in a longitudinal direction of the web, the same dimension as a lower

3 side of a spacer of a word line covering the web, and wherein the second source/drain region is  
4 connected to a bit line contact on a side remote from the web.

1 10. The semiconductor memory as claimed in claim 9, wherein a bit line is arranged  
2 above the web, the bit line running parallel to a longitudinal direction of the web and is  
3 connected to the second source/drain region.

1 11. The semiconductor memory as claimed in claim 1, wherein a bit line is arranged  
2 above the web, the bit line running parallel to a longitudinal direction of the web and is  
3 connected to the second source/drain region.

1 12. The semiconductor memory as claimed in claim 1, wherein a word line runs  
2 perpendicular to a longitudinal direction of the web, the word line covering the gate dielectric on  
3 both longitudinal sides and on the top side of the web.

1 13. The semiconductor memory as claimed in claim 1, wherein the semiconductor  
2 memory has a plurality of memory cells with selection transistors formed at webs, a bit line  
3 contact is arranged at a first predetermined crossover point between a bit line and a word line,  
4 and a word line passes above a storage capacitor at a second predetermined crossover points.

1           14.    The semiconductor memory as claimed in claim 13, wherein the first  
2   predetermined crossover points are every second crossover point.

1           15.    The semiconductor memory as claimed in claim 14, wherein the second  
2   predetermined crossover points are the remaining crossover points.

1           16.    The semiconductor memory as claimed in claim 13, wherein the second  
2   predetermined crossover points are the remaining crossover points.

1           17.    The semiconductor memory as claimed in claim 1, wherein the semiconductor  
2   memory has a plurality of memory cells with selection transistors formed at webs, a bit line  
3   contact is arranged at a first predetermined crossover point between a bit line and a word line,  
4   and a word line passes below a storage capacitor at a second predetermined crossover points.

1           18.    The semiconductor memory as claimed in claim 1, wherein the integrated  
2   semiconductor memory is a dynamic read-write memory.